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Detection of a single-charge defect in a metal-oxide-semiconductor structure using vertically
coupled Al and Si single-electron transistors
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An Al-AlOx-Al single-electron transistor (SET) acting as the gate of a narrow (∼ 100 nm) metal-oxide-
semiconductor field-effect transistor (MOSFET) can induce a vertically aligned Si SET at the Si/SiO2 interface
near the MOSFET channel conductance threshold. By using such a vertically coupled Al and Si SET system,
we have detected a single-charge defect which is tunnel-coupled to the Si SET. By solving a simple electrostatic
model, the fractions of each coupling capacitance associated with the defect are extracted. The results reveal
that the defect is not a large puddle or metal island, but its size is rather small, corresponding to a sphere with a
radius less than 1 nm. The small size of the defect suggests it is most likely a single-charge trap at the Si/SiO2
interface. Based on the ratios of the coupling capacitances, the interface trap is estimated to be about 20 nm
away from the Si SET.
Donor-based Si quantum computer architectures1 have at-
tracted particular interest because of their scalability and
compatibility with well-established semiconductor techniques
used for conventional computers. To realize quantum logical
operations, it is required to manipulate and measure the po-
sitions of donor electrons in silicon precisely. However, such
charge detection and control will be limited by intrinsic char-
acteristics of the Si/SiO2 system due to the amorphous nature
of SiO2. The inevitable disorder present at the Si/SiO2 inter-
face or even trapped charges in the oxide will lead to uncer-
tainty and hysteresis of the electric field at the donor sites, and
even uncertainty of donor occupation. For example, empty in-
terface states can trap electrons from nearby donors. Conse-
quently, unwanted charge sources in Si/SiO2 systems, which
are also potential sources of gate error and decoherence for Si
quantum computation,2,3 have to be well understood before
any charge detection and control can be performed. Several
groups have attempted to understand background charge noise
using sensitive charge sensors such as single-electron transis-
tors (SETs),4,5,6,7,8,9,10 field-effect transistors (FETs),11,12 sil-
icon quantum dots,13 or silicon nanowires.14,15 Laterally cou-
pled SETs on surfaces have also been used for a better deter-
mination of the charge location based on a correlation mea-
surement between two SETs.16
We have demonstrated that an Al-AlOx-Al SET acting as
the gate of a narrow (∼ 100 nm) metal-oxide-semiconductor
field-effect transistor (MOSFET) can induce a Si SET at
the Si/SiO2 interface near the MOSFET channel conduc-
tance threshold, with both SET islands vertically aligned
[Fig. 1(a)].17 There are several advantages of this SET sand-
wich architecture over other charge detection schemes for un-
derstanding Si charge defects. First, the two independent
charge sensors can provide more information on the defect
position in the vertical direction, especially for defect charges
at the Si/SiO2 interface and in the Si substrate. Second, the Si
SET at the Si/SiO2 interface can serve as a reservoir such that
electrons can repeatedly tunnel on and off the defect center at
the Si/SiO2 interface or in the Si substrate. Third, the SiO2
layer between the Al and Si SETs can be made very thin (a
few nanometers) compared with laterally coupled SETs with
a spacing at the order of 100 nm or more, so the coupling
between the two SETs can be very strong. In this paper, we
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FIG. 1: (a) Schematic of the measurement circuit. The conductance
of each SET is measured using independent circuits which are bi-
ased relative to each other. (b) SEM image of a typical device. (c)
Schematic of detection of a single-charge defect using the vertically
coupled SET sandwich architecture (cross-section view). The defect
could be a two-level fluctuator or tunnel-coupled to one of the SETs,
and could be located on the surface, in the oxide layer, at the Si/SiO2
interface, or in the substrate.
present the detection of a single-charge defect in a MOS struc-
ture using such a vertically coupled Al and Si SET system.
In general, the charge defect could be a two-level fluctuator
(TLF) or tunnel-coupled to one of the SETs, and it could be
located on the surface, in the oxide layer, at the Si/SiO2 inter-
face (e.g. an interface trap or a TLF moving between traps), or
in the substrate (e.g. a single donor) as depicted in Fig. 1(c).
Based on the coupled SETs response and after ruling out other
possibilities, the single-charge defect is found to be tunnel-
coupled to the Si SET and is most likely a single-charge trap
at the Si/SiO2 interface.
The device studied in this paper is made identically to the
previously studied one (see reference [17] for fabrication de-
tails). Figure 1(b) shows a scanning electron micrograph of a
typical sample. All of the measurements were performed at a
temperature of 20 mK with 1 T magnetic field applied to keep
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FIG. 2: (a) Coulomb blockade oscillations of the Si SET differential
conductance as a function of the relative bias Vn+ between the Al
SET and the Si SET at Vg =−0.546 V. (b) Differential conductance
of the Si SET vs Vg and Vn+. A single splitting line in the Si SET
conductance is seen as indicated by the black arrows.
the Al SET in the normal state. The device survived multiple
thermal cycles to room temperature and displayed only small
background charge offset variations between cycles. To avoid
confusion, we present data from a single cooldown.
Figure 1(a) shows a schematic of the measurement circuits.
The conductance of each SET is measured using two inde-
pendent circuits which are dc biased relative to each other.
The relative bias Vn+, necessary to bring the FET channel
above threshold, is applied to both n+ contacts simultane-
ously, while the Al SET is grounded except for a small dc
bias Vds ∼ 10 µV. An ac excitation Vac = 10 µV rms at 46 Hz
is applied between the two n+ contacts to measure the Si SET
differential conductance (GSi = IacSi /Vac). The two p+ regions
are dc biased at potential Vp+ =−0.700 V to confine the chan-
nel to a small region between them.
Figure 2(b) shows the Si SET differential conductance ver-
sus Vg and Vn+. On top of the nearly parallel conductance peak
traces, there are discontinuities along a line indicated by the
black arrows, which suggests that there is some charge motion
in the system causing abrupt changes in the Si SET conduc-
tance and that all the discontinuities are from the same charge
motion. The magnitude of the conductance peaks is irregular
[Fig. 2(a)], probably due to variations in the electron tunnel-
ing amplitudes between the island and the source and drain.
The peak magnitudes in Fig. 2(b), however, persist in partic-
ular across the splitting line. Therefore the intensity compari-
son shows clues of the shift direction. No other splitting line
within 450 mV in Vg above or below the indicated splitting
line is found. Therefore, we conclude that we are observing
a single-charge defect. This can rule out the possibilities of
isolated Al grains on the surface and small puddles of charge
at the interface, because a succession of such splittings are
expected in the above two cases.
Figure 3 shows the simultaneously measured conductances
of both SETs in a small band around the main splitting in the
top right corner of Fig. 2(b). To see the correlation among the
two SETs and the defect, the maxima in Figs. 3(a) and 3(b)
are fitted with Gaussians, and the resulting peak centroids are
plotted in Fig. 4. Because of the small charging energy of
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FIG. 3: Simultaneously measured conductances of both SETs in a
small band around the main splitting. (a) and (b) are conductances of
the Al SET and the Si SET, respectively, vs Vg and Vn+.
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FIG. 4: Fitted conductance maxima of both the Al and Si SETs in
Fig. 3 vs Vg and Vn+. Blue and red dots are the peaks of the Gaussian
fits to the data in Figs. 3(a) and 3(b), respectively. The green lines are
identified to be the boundaries where the defect changes its charge
state. The five parallelograms labeled a, b, c, d, and e are almost
identical to each other, indicating the defect is very small. ΦSi =
∆1/∆2 and ΦAl = ∆3/∆4 are the phase shifts of the Si and the Al
SET conductances respectively.
the Al SET in this device (about 100 µV), the discontinuity
amplitude or the phase shift of the Si SET conductance (red
dots) due to the single-electron charging events on the Al SET
island is only about 3% of the Si SET conductance period,
which is hard to see in the data. Therefore the effect on the
Si SET due to the charging events on the Al SET island will
be neglected for the rest of this paper. Most discontinuities
in the Al SET conductance (blue dots) come from the single-
electron charging events on the Si SET island (the Al SET
phase shift ΦAl Si = 0.325 due to an addition or subtraction of
one electron from the Si SET island), while others come from
the defect, which changes its charge state when the identified
green line is crossed. The positive slope of the green lines can
rule out the case in which the defect is tunnel-coupled to the
Al SET, because dVg/dVn+ has to be negative to maintain the
defect energy level aligned with the Fermi level of the Al SET.
3We have studied five typical parallelograms labeled as a–e
on both sides of the green lines in Fig. 4 by using the same
coupled-SET electrostatic model as in reference [17]. The re-
sults (not shown) have not only confirmed the vertical align-
ment of the Al and Si SET islands, but also shown that all five
parallelograms are almost identical to each other. The simi-
larity between the five parallelograms indicates that the defect
size is very small and the defect has a negligible effect on the
coupled Al and Si SET system once it is in a stable state on
either side of the green line. This is also consistent with the
fact that there is only one observed splitting line in Fig. 2(b).
All the capacitances associated with the two SET islands have
been extracted in this study without considering the defect,
and they will be used later on for the defect study.
In Fig. 4, we have defined two phase shift ratios and their
measured values are ∆1/∆2 = 0.43 and ∆3/∆4 = 0.22. These
two ratios can help narrow down the possibilities of the de-
fect to be tunnel-coupled to the Si SET only. We argue as
follows that a TLF is impossible. Since a TLF is driven by
electric field lines, its effect on both SETs is an enhancement
of the effect from the side gate. Explicitly, when Vg becomes
more negative, the effective negative charge of the TLF will
be pushed closer to the two SET islands to deplete more elec-
trons from both of them. Therefore, the Si SET conductance
peak trace will shift to the left, giving ΦSi =−(1−∆1/∆2) =
−0.57, when it crosses the green line from above. This shift
is contrary to the Si SET conductance intensity comparison in
Fig. 3(b). More importantly, in this case there is no physical
solution to the Al SET phase shift. When the Al SET conduc-
tance peak trace crosses the green lines from above, its phase
shift comes from two parts: ΦAl = ΦAl 1 +ΦAl 2. The first
one is the direct coupling from the TLF and acts to deplete
electrons from the Al SET island (ΦAl 1 < 0). The second
one is the indirect effect on the Al SET from the TLF through
the Si SET island. Although the motion of the TLF tries to
raise the Fermi level of the Si SET island, because the raised
Fermi level becomes higher than that of the leads, the escape
of one electron from the Si SET island causes a net drop of the
Fermi level of the Si SET island instead. This drop will induce
more electrons on the Al SET island and cause a phase shift
ΦAl 2 = (−0.57+1)ΦAl Si = 0.14. If the Al SET conductance
peak trace shifts to the left, we have ΦAl = 0.22, resulting in
ΦAl 1 = 0.08 contrary to the fact of a depletion of electrons
from the Al SET island. If the Al SET conductance peak trace
shifts to the right, we have ΦAl = 0.22−1 =−0.78, resulting
in ΦAl 1 = −0.92. This direct coupling effect is certainly too
large, given ΦSi =−0.57 already.
Therefore the defect has to be tunnel-coupled to the Si SET
[Fig. 5(a)]. The defect could be located in the oxide layer,
at the interface (an interface trap), or in the substrate (a single
donor). In this tunnel-coupling case, the defect has a screening
effect on the two SET islands from the side gate. The phase
shifts of both SET conductance peak traces due to the defect
will be the same as defined in Fig. 4, ΦSi = ∆1/∆2 = 0.43 and
ΦAl = ∆3/∆4 = 0.22. For the Si SET, its phase shift is now
consistent with its conductance intensity in Fig. 3(b).
We develop an electrostatic model depicted in Fig. 5(b) to
explain the splitting quantitatively. Two simplifications have
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FIG. 5: (a) Schematic of a defect tunnel-coupled to the Si SET is-
land. The defect could be located in the oxide layer, at the interface,
or in the substrate. (b) Circuit model for the defect and the coupled
SET system. Due to the small charging energy of the Al SET, the
charge quantization on the Al SET island is neglected. The defect is
modeled to be tunnel-coupled to the Si SET island through Cd and
capacitively coupled to the Si SET leads, side gate, the Al SET is-
land, and the Al SET leads through C f , Cg D, Ce, and Ch respectively.
(c) Phase diagram based on the model in (b). Each pair of numbers
in parenthesis represents a stable charge configuration. n is the num-
ber of electrons on the Si SET island. The second number is 0 when
the defect is unoccupied and 1 when it is occupied. S1 is the slope
of the Si SET conductance peak traces. S2 is the slope of the green
lines along which the defect changes its occupancy. S3 is the slope
of the boundary between (n,1) and (n+1,0). ∆ is the vertical spacing
between neighboring green lines.
been made. First, the charge quantization on the Al SET is-
land has been neglected because of the small charging energy
of the Al SET. However, since the Al SET remains as a sen-
sitive electrometer to detect the charge state of the defect, a
distinction has been made between Ce (the coupling between
the defect and the Al SET island) and Ch (the coupling be-
tween the defect and the Al SET leads). Second, because the
Si SET is biased with an AC excitation (10 µV) smaller than
the thermal fluctuations (the measured Si SET electron tem-
perature is about 150 mK = 13 µV), the drain/source leads
are essentially equivalent and the sum of the drain and source
capacitances (C2) is used in the model without making a dis-
tinction between them. The defect is modeled to be tunnel-
coupled to the Si SET island due to its stronger coupling to
the island than to the leads as will be seen in the calculated re-
sults later, although mathematically there is no difference for
the defect to be tunnel-coupled to the Si SET island or to the
leads.
The same math as in reference [17] can easily be applied
here to solve this coupled “two-dot” system. The electrostatic
energy degenerate conditions will set up boundaries in the
phase diagram. Figure 5(c) shows the expected phase diagram
based on the model in Fig. 5(b) assuming all the capacitances
in the model are bias voltage independent. Among the defined
parameters in Fig. 5(c), only S2, S3, and ∆ are relevant to the
defect. S2 is the slope needed to maintain the defect energy
level aligned with the Fermi level of the Si SET island. ∆
reflects the backaction of the charging event on the Si SET is-
land on the defect energy level. However, S3, the slope of the
short boundary between the charge configurations (n,1) and
4(n+1,0), is close to zero and insensitive to the absolute values
of the defect capacitances. At this point, S3 will not be used
in the calculation.
There are now four parameters, S2, ∆, ΦAl, and ΦSi, all of
which can be calculated from the capacitances in the model
and can be extracted from the measured data. But there are
in total five unknown capacitances, Cg D, Ce, Ch, C f , and Cd ,
associated with the defect. Therefore, rather than the abso-
lute values of the capacitances associated with the defect, only
their fractions of the total defect capacitance can be extracted.
The missing equation is the period in Vg of the splitting which
corresponds to the energy scale of the defect. Note that Cc,
C2, and Cg Si associated with the Si SET island have already
been extracted when analyzing the five parallelograms labeled
as a–e in Fig. 4.
The calculated results are Cd/CΣ D = 0.429, Ce/CΣ D =
0.082, C f /CΣ D = 0.325, Ch/CΣ D = 0.059, and Cg D/CΣ D =
0.105, based on the four parameters S2 = 3.146, ∆ =
6.594 mV, ΦAl = 0.221, and ΦSi = 0.429, and assuming
CΣ D = 0.1 aF. Indeed, even when the total capacitance CΣ D
changes by two orders of magnitude to 10 aF, the fractions
of each defect capacitance of the total defect capacitance re-
main almost unchanged (Ch/CΣ D changes by about 20% and
Ce/CΣ D changes by about 8% because of their small values,
and all other three change by less than 5%). As discussed ear-
lier, there is no other charging/discharging within 450 mV in
Vg above or below the main splitting line. Given the lever
arm Cg D/CΣ D = 0.105, 450 mV in Vg will change the de-
fect potential by about 50 meV. This lower bound of the de-
fect charging energy sets up an upper bound on a conducting
sphere radius which is about 2.4 nm in bulk silicon. If the
measured S3 = 0.368 is included as the fifth parameter, the
absolute value of the total defect capacitance can be extracted
as CΣ D = 0.79 aF corresponding to a radius r ≈ 0.6 nm based
on the self-capacitance of a conducting sphere in bulk silicon,
C = 4piεr. We note a 10% change of S3 around S3 = 0.368
will change CΣ D by a factor of about 3 to 5. Therefore, the
exact value of CΣ D should not be taken too seriously.
However, the ratios between the capacitances associated
with the defect are robust as just discussed. Cd +C f con-
tributes more than 75% of the total capacitance, indicating the
dominant coupling between the defect and the Si SET. The
ratio (Cd +C f )/Cg D ≈ 7.2 implies that the defect is about
seven times closer to the Si channel than to the side gate.
This can rule out the possibility that the defect is in the SiO2
layer, because at low temperature it is implausible for the de-
fect electron to move a distance of more than 10 nm (given
that the lateral separation between the side gate and the Si
channel is about 100 nm). Unfortunately, we do not have
enough data to distinguish between a donor in the substrate
and an interface trap. But since a high resistivity silicon wafer
(ρ > 8,000 Ω cm)17 has been used and the nearest n+ con-
tacts implanted with phosphorus are 10 µm away from the
two SET islands, the donor density around the two SET is-
lands should be very low, < 1012/cm3.18 Additional evidence
that the defect is unlikely a single phosphorus donor is that
even when the defect energy is changed by about 50 meV (>
44 meV, the energy level spacing between the D0 state and
the D− state), no second splitting is observed.15 Therefore,
most likely the defect is an interface trap. If that is the case,
the location of the defect can be estimated to be about 20 nm
away from the Si channel. This can be justified by consid-
ering the 100 nm lateral separation between the side gate and
the Si channel and taking into account the 20 nm SiO2 beneath
the side gate which is equivalent to 60 nm silicon due to the
dielectric constant difference.
The last point we want to address is the tunneling rate be-
tween the defect and the Si SET. In Fig. 4, if Vg and Vn+ are
swept together with a ratio equal to the slope of the red lines
along one of the Si SET conductance peak traces, no hystere-
sis and no random telegraph signal in the SET conductance
are observed as Vg/Vn+ are swept back and forth across the
green lines where the defect changes its occupancy state. This
indicates that only the time averaged occupancy number is
measured near the transition point (the green lines) and the
switching rate of the defect is faster than the measurement
bandwidth (Tconstant = 10 ms on the lock-in amplifier). For a
shallow charge center, a fast tunneling rate is reasonable and
expected for a tunneling distance of order 10 nm.19
We have shown that an Al and Si SET sandwich architec-
ture can be used to measure charge events in a MOS structure,
and a defect (most likely an interface trap) which could be
relevant to Si-based quantum computing has been detected.
Although the location of the defect can be estimated based on
its coupling strengths to the electrodes, its exact nature is still
unclear. The tunnel-coupling between the defect and the Si
SET is similar to the previous study by Rees et al. on the tun-
neling between a quasiparticle trap and an Al SET,10 however,
the absence of hysteretic tunneling in our device which is dif-
ferent from Rees’s study shows no nearby TLFs to couple to
the defect charge.
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